

Muhammad Hammad Bashir,² Umer Shahid,² Yazan Hussnain,¹ Muhammad Tahir,² Fatima Saleem¹

ABSTRACT

OVERVIEW OF CORESWAP

METHODOLOGY

- **System-Level Verification** - System-level tests were run to validate the interaction between the CVA6 core and the SoC peripherals. These self-checking tests include the verification of the memory map, interrupt handling, and correct configuration setup. The following table summarizes a subset of the system-level test cases that we executed.

RESULTS

Benchmark Results - We executed a series of performance benchmarks of Mibench suite in a bare-metal environment, focusing on key metrics such as instruction throughput, memory latency, and computational efficiency in terms of Instruction per cycle (IPC).

- *Table 1*

MiBench suite runs

Benchmark	IPC (approx.)
basemath_large	0.31
basemath_small	0.29
ccord_large	0.29
ccord_small	0.24
trictio	0.40
uscan_small (smooth)	0.32
uscan_small (edges)	0.31
uscan_large (smooth)	0.32
uscan_large (edges)	0.34
uscan_small (corners)	0.33
jpeg_small	0.10
jpeg_large	0.11
dictsm_small	0.49
dictsm_large	0.50
search_small	0.39
search_large	0.44
blowfish_small enc	0.44
blowfish_small dec	0.44
blowfish_large enc	0.44
blowfish_large dec	0.44
fft_small_41932-1	0.33
fft_small_41932-1	0.32
fft_large_8_32768	0.33
fft_large_8_32768	0.33

- *Figure 2 - Benchmark Results*

REFERENCES

- ## CONCLUSION

- For more Information, visit 10xEngineers website.**

