


Context and Motivation

- The **Internet of Things (IoT)** has become an integral part of daily life, from homes and workplaces to industrial systems, all of which rely on extensive data sharing.
- Many of these systems use **embedded processors** to perform the majority of tasks.
- In this context, **assessing the security** of these processors is critical to protecting against potential **cyberattacks**.

Why RISC-V in Security ?



Growing use makes **Side Channel resistance** a *must have* for embedded security.

What is a Side-Channel Attack ?

A **side-channel attack (SCA)** is a method used to extract secret information from a system by observing its **physical behavior**.

⌚ **Timing**


⚡ **Power consumption**

📡 **Electromagnetic emissions**


Goals

- Define a **Methodology** that will facilitate the evaluation of the **Side Channel resistance** of RISC-V cores.
- Design an **experimental setup** to evaluate the Methodology.
- Test the methodology and the experimental setup using a specific use case.


Methodology



Experimental Set-up



Use Case: Encryption of AES-128



Conclusions

- A **novel methodology** for evaluating the **security of RISC-V cores** has been presented.
- This methodology is **independent** of any kind of RISC-V core or the compiled program. The present methodology might be also applied to other systems that are not reliant on baremetal, such as operating systems.
- The present study can be used for **deeper evaluations**, such as those pertaining to **DPA or CPA**.
- It is possible to utilise this methodology in order to **facilitate** the development of RISC-V cores that incorporate **countermeasures against Side-Channel Attacks**.

