



Why do we need performance characterization?





Why do we need performance characterization?



Performance characterization interface

What are the trends in hardware design?







GPU, TPU, NVDLA, Gemini, NPU, Vortex

Proto-acc, CDPU,PIM,...

What are the trends in hardware design?








GPU, TPU, NVDLA, Gemini, NPU, Vortex

Proto-acc, CDPU,PIM,...


What are the trends in hardware design?







Innovative new hardware




⇒ Existing performance interface is insufficient, because performance events are not enough!









Key Vision:

Fully **automatic** and **generalized** performance characterization

Key Problem:


Performance characterization requires lots of effort, hard to get right

Key Contribution:


Performance characterization HPM events for **RocketCore** and **BOOM**




Outline




Introduction & motivation



Performance characterization on RISC-V





Methodology & results





Semantic grouping of pipeline


















What is the current state of performance characterization?




Is RocketChip HPM interface expressive enough to give us accurate performance interface?


Is the current HPM implementation enough?




Is this an isolated incident?




Outline



Introduction & motivation




Performance characterization on RISC-V



Methodology & results

What is our current methodology?



Instr. issued* 3
Fetch Stalls* 1
Recovering* 3

Top-level TMA

Retiring	$\mathcal{C}_{ ext{Retired}}/ \mathcal{C}_{ ext{Total}} $
${\cal B}_{ m Miss}$	$\mathcal{C}_{ ext{BrMiss}}/$ $(\mathcal{C}_{ ext{BrMiss}}+$ $\mathcal{C}_{ ext{Flushes}}+$ $\mathcal{C}_{ ext{Fence}})$
Bad spec	$((\mathcal{C}_{ ext{InstrIssued}} ext{-} \mathcal{C}_{ ext{Retired}}) * \mathcal{B}_{ ext{Miss}} + \mathcal{C}_{ ext{Recover}}) \; / \; \mathcal{C}_{ ext{Total}}$
Frontend	$\mathcal{C}_{ ext{FetchStall}}/$ $\mathcal{C}_{ ext{Total}}$
Backend	1 - Frontend - Bad speculation

Key takeaway

⇒ This process takes multiple 2-3 months of work



What methodology is used to evaluate correctness?

Always predict

correctly


Retiring Frontend Bad spec Backend **⇒** Case studies to show: (1) Can we accurately identify bottlenecks? 1.00 (1) Can we accurately predict speedups after applying optimizations? 0.75 **Synthetic benchmark** 0.50 beq a5, zero, .L1 ~1% ~20% nop j .L2 nop 0.25 j.L2 **Always** .L2: mispredict beq a5, zero, .L3 0.00


Always miss



Always hit

What are the results? —> This is the Baseline!






Key takeaway


- \Rightarrow (1) Creating a baseline
- => (2)Leverage insights from this design



Call for feedback: Automatic performance characterization

Manual implementations as evaluation reference





Key Problem:

Performance characterization requires lots of effort, hard to get right

Key Vision:

Fully **automatic** and **generalized** performance characterization

Key Contribution:

Performance characterization HPM events for **RocketCore** and **BOOM**

Contact: matthew.weingarten@columbia.edu

mattweingarten.github.io/







