## Enabling Software and Hardware Co-Optimization

Analyze real-world workloads with deep insights into micro-architectural function and efficiency with high-fidelity processor modeling technology

Early SW/HW Co-Optimization Cycle 1. Bring up initial uArch
4. Integrate with System Model

L] Summary Roi 1	Optimize at the System- • Standard TLM interfaces er		-level platform
for software development	for software development	136,353 105,624	71,169 (∆ -47.805%)



## Optimization Tools Function, memory, pipeline explorers

Add system arch diagram (see Synopsys simulation overview)

Software Development
Build, debug, test software programs and libraries
Simulation Trace Format

Add details of STF record capture

## Simulation Technologies

- Instruction set simulator of RISC-V processor
- Performance model of processor microarchitecture



## Add details of ISS and Performance model

Copyright © 2024 MIPS. Under NDA. 1