


# One Student **One Chip**

Start From Scratch  
Create Your Own

**RISC-V**® Processor



Website

Overview






E-mail: [ysyx@bosc.ac.cn](mailto:ysyx@bosc.ac.cn)

- Open Source and Free of Charge

- Over **11,000** Sign-Ups, Covering **900+** Universities

- SW-HW Co-design and Full Design Flow For Processor

- **No Enrollment Requirements**, Everyone is Welcome



The 3<sup>rd</sup> Session of OSOC  
(1<sup>st</sup> Batch, 39 cores)

The 3<sup>rd</sup> Session of OSOC  
(2<sup>nd</sup> Batch, 9 cores)

The 4<sup>th</sup> Session of OSOC  
(1<sup>st</sup> Batch, 13 cores)

The 5<sup>th</sup> Session of OSOC  
(1<sup>st</sup> Batch, 13 cores)

## Preliminary Stage


- GNU/Linux
- MakeFile
- Digital Circuit
- Verilog/Chisel
- Verilator
- C/C++
- Simulator

## Basic Stage






- Simulator
- Library Funcs
- Trace/DiffTest
- Single CPU
- Devices
- RT-Thread
- Benchmarks
- FC Games

## Advanced Stage

- CSR
- Simple OS
- AXI4 Bus
- SoC
- Cache
- Multiplier
- Pipeline CPU
- OS Games



**Chips of OSOC**



**PCB Board Design&Testing**