



EAVS


Electra IC Advanced Verification Suite for RISC-V Cores

Merve Eyüboğlu, Murat Tökez, Ibrahim Mouamar Ali Ahmed, Melike Atay Karabalkan, Berna Ors



WHAT IS EAVS?

Electra IC Advanced Verification Suite (EAVS), has been developed to facilitate the verification of any RISC-V core. EAVS comprises an Instruction Set Simulator (ISS), YAML configuration files, and a RISC-V Core UVM Testbench. The RISC-V Core UVM Testbench contains a RISC-V Core, referred to as the Design Under Test (DUT), along with an Instruction Generator, Compiler, and a RISC-V Core Base Test.



COMPONENTS

The complex log format is obtained from Spike is subsequently converted into a .csv file. Spike is currently executed externally rather than being integrated into the UVM environment. YAML configuration files are used to manage test parameters (e.g., boot address, RAM width, peripheral addresses) and verification scenarios (e.g., floating-point, loop, and CSR tests), ensuring consistent memory mapping. The memory map is adjusted to avoid conflicts with Spike's embedded memory layout.


EAVS-DV: INSTRUCTION GENERATOR

In this study, COREV-DV layered on top of Google riscv-dv has been used. We propose EAVS-DV as an enhancement to COREV-DV. The improvements are:

- All fixed address spaces in COREV-DV have been parameterized in EAVS-DV to enable compatibility with any DUT that has memory address limitations.
- Spike has specific fixed memory expectations, so virtual peripheral register addresses have been updated to prevent collisions with Spike's memory space.
- Spike requires detecting specific values at the ``tohost" and ``fromhost" addresses
 to identify program termination. EAVS-DV adds terminating instructions at the end
 of the generated instruction list to prevent an infinite loop in Spike.

UVM ENVIRONMENT

The environment is developed in accordance with the UVM testbench architecture, enabling detailed monitoring of the core's program counter (PC), instruction and data memory, and register file behavior. Key components, including the Memory Agent, RVFI Agent, Scoreboard, Virtual Sequencers, and Coverage, collaborate to ensure comprehensive verification. The Memory Agent manages both instruction and data memory, driving instructions and data to the DUT while monitoring the program counter and data addresses. The RVFI Agent functions as a passive monitor, tracking RVFI signals across the pipeline stages.



COMPARISON & CONCLUSION

Log files are converted to .csv format. Because the Spike ISS logs memory contents only for load instructions, both data and addresses are compared for loads, while only addresses are verified for stores. The mode field represents the privilege level, aligning with the M column in the RVFI log and lines labeled 3 in the Spike ISS log. A comparison of the CSV outputs confirms that all random tests generated by EAVS-DV are successfully executed on the cv32e40p RISC-V core. The primary advantage of this design is the introduction of EAVS-DV as an enhancement over COREV-DV. All fixed address spaces in COREV-DV are parameterized in EAVS-DV to enable compatibility with any DUT and Spike that has memory address limitations.