

Implementation of Branch Treatment Strategies in the Ripes RISC-V Simulator



DEPARTAMENTO
DE SISTEMAS
INFORMÁTICOS



Universidad de
Castilla-La Mancha

Silvia González-Rodríguez, Francisco Alfaro-Cortés, Rafael Rodríguez-Sánchez, Jesús Escudero-Sahuquillo
Departamento de Sistemas Informáticos, Escuela Superior de Ingeniería Informática de Albacete, Universidad de Castilla-La Mancha, Spain


Contact: silvia.gonzalez17@alu.uclm.es

Before

Ripes currently only has one branch strategy for its pipelined processors: predict-not-taken, resolved in the EX stage for two* delay slots.




This was insufficient for our Computer Organisation course curriculum, where we want to explore the impact of different strategies on the performance of program execution.

* Three, in the case of the two-way superscalar model.



After

Thanks to Ripes' modular processor models, we were able to implement our additional branch treatment strategies as five additional models. In these models, which we based on the five-stage pipelined processor with hazard detection and forwarding, the circuitry was modified to achieve the desired behaviour.



The increased number of models made the existing processor selection dialog awkward to use, so it was redesigned to allow the user to select a processor based on its individual characteristics. To enable this, Ripes' processor registry was leveraged to add the necessary metadata to the processor models.

Select Processor

Name: 5-stage processor (1-slot delayed branch)

ISA: RV32I

ISA Exts. ☒ M ☐ C

Layout: Extended

Description: A 5-stage in-order processor with hazard detection/elimination and forwarding, with delayed branches solved at the EX stage. NOTE: this branch strategy may result in programs executing incorrectly, unless resolved by rearranging the instructions surrounding branches, or inserting nop's after them to fill the delay slots.

Register initialization

x2 (sp) 0x7ffffff0

x3 (gp) 0x10000000

Cancel OK

ISA: RISC-V 32-bit

Extensions: ☒ M ☐ C

Datapath: 5-stage

Branches: ☒ Forwarding ☒ Hazard detection

Delayed branch

Solve at: MEM (two slots)

Register initialization:

x2 (sp) 0x7ffffff0

x3 (gp) 0x10000000

View: Standard

Cancel OK

Configure Processor

ISA: RISC-V 32-bit

Extensions: ☒ M ☐ C

Datapath: Five-stage

☒ Forwarding ☒ Hazard detection

Branches: Delayed branch 1-slot

Register initialization

x2 (sp) 0x7ffffff0

x3 (gp) 0x10000000

Layout: Extended

Cancel OK

Results

	47	48	49	50	51	52	53	54	55	56	57	58	59	60
lw x21 0 x21														
lw x6 0 x9					IF	ID	EX	MEM	WB					
lw x7 0 x18					IF	ID	EX	MEM	WB					
add x6 x21 x6			MEM	WB										
add x7 x6 x7		EX	MEM	WB										
sw x7 0 x19		ID	EX	MEM	WB									
addi x9 x9 4		IF	ID	EX	MEM	WB								
addi x18 x18 4		IF	ID	EX	MEM	WB								
addi x19 x19 4		IF	ID	EX	MEM	WB								
bne x20 x9 -32 <loop>		IF	ID	EX	MEM	WB								
addi x17 x0 10					IF	ID								
addi x22 x22 1						IF								
addi x22 x22 -1														

The five-stage pipelined processor in our Ripes fork can now be set up with one, two, or three delay slots, with both predict-not-taken and delayed branches, with the effect on program execution seen here.

	47	48	49	50	51	52	53	54	55	56	57	58	59	60
lw x21 0 x21														
lw x6 0 x9					IF	ID	EX	MEM	WB					
lw x7 0 x18					IF	ID	EX	MEM	WB					
add x6 x21 x6			MEM	WB										
add x7 x6 x7		EX	MEM	WB										
sw x7 0 x19		ID	EX	MEM	WB									
addi x9 x9 4		IF	ID	EX	MEM	WB								
addi x18 x18 4		IF	ID	EX	MEM	WB								
addi x19 x19 4		IF	ID	EX	MEM	WB								
bne x20 x9 -32 <loop>		IF	ID	EX	MEM	WB								
addi x17 x0 10					IF	ID								
addi x22 x22 1						IF								
addi x22 x22 -1														

This project is publicly available on GitHub.

Try it!



	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
lw x21 0 x21																				
lw x6 0 x9																				
lw x7 0 x18																				
add x6 x21 x6																				
add x7 x6 x7																				
sw x7 0 x19																				
addi x9 x9 4																				
addi x18 x18 4																				
addi x19 x19 4																				
bne x20 x9 -32 <loop>																				
addi x17 x0 10																				
addi x22 x22 1																				
addi x22 x22 -1																				

← Predict not taken
Delayed branches →

	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65
lw x21 0 x21																
lw x6 0 x9																
lw x7 0 x18																
add x6 x21 x6																
add x7 x6 x7																
sw x7 0 x19																
addi x9 x9 4																
addi x18 x18 4																
addi x19 x19 4																
bne x20 x9 -32 <loop>																
addi x17 x0 10																
addi x22 x22 1																
addi x22 x22 -1																

	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60
lw x21 0 x21																				
lw x6 0 x9																				
lw x7 0 x18																				
add x6 x21 x6																				
add x7 x6 x7																				
sw x7 0 x19																				
addi x9 x9 4																				
addi x18 x18 4																				
addi x19 x19 4																				
bne x20 x9 -32 <loop>																				
addi x17 x0 10																				
addi x22 x22 1																				
addi x22 x22 -1																				

Acknowledgements

</